	STU	DENT I	D NO	
		T		
		1 1	1 1	
1 1 1		1 1	1 1	1 1 1
1 1 1		1 1	1 1	1 1
1 1 1		1 1	l I	1 1
		1 1		1 1 1

# MULTIMEDIA UNIVERSITY

## FINAL EXAMINATION

TRIMESTER 3, 2015/2016

# ECP2216 – MICROCONTROLLER AND MICROPROCESSOR SYSTEMS

(All sections / Groups)

3 JUNE 2016 9.00 a.m – 11.00 a.m (2 Hours)

#### INSTRUCTIONS TO STUDENTS

- 1. This Question paper consists of 10 pages with 5 Questions only.
- 2. Attempt ALL FIVE COMPULSORY questions. All questions carry equal marks and the distribution of the marks for each question is given.
- 3. Please write all your answers in the Answer Booklet provided.

(a) Convert BD<sub>16</sub> into 8-bit two's complement number and identify it is a positive or negative number.

[2 marks]

(b) A memory block has 20 address lines and 32 data lines. Express the memory capacity of this memory block in the units of Bytes.

[3 marks]

(c) Von Neumann architecture is a computer architecture described by the mathematician and physicist John von Neumann in 1945. Illustrate by sketching a block diagram of this architecture.

[5 marks]

(d) (i) Define the term Microarchitecture.

[3 marks]

(iii) The 80386DX includes six functional units that operate in parallel for pipelined processing. Name these six functional units and highlight which unit provides memory management in protected mode.

[7 marks]

(a) Identify the bit addresses which are set to 1 after the execution of the following instruction.

#### MOV 20H, #54H

[3 marks]

(b) Determine the contents of Program Status Word (PSW) and Accumulator (A) after the execution of the following instruction sequence.

(Assume initial value: A=00H and PSW=00H)

MOV A; #0C8H MOV R7, #58H ADD A, R7

[4 marks]

(c) Assume that the available memory ICs are |Kbytes ROM and |Kbytes RAM. Design an 8051 microcontroller based system that can address contiguous 4Kbytes of memory space. 2Kbytes of RAM should occupy the first portion of the memory space followed by 2Kbytes of ROM. (Draw and label the system configuration showing the 8051 signal lines to be used for data, address and control buses.)

[13 marks]

~				
Con	tin	ued		

(a) State any THREE available addressing modes for MCS-51 program branching instructions.

[3 marks]

(b) Determine the contents of the accumulator (ACC) and PSW register after the execution of **EACH** instruction in the following MCS-51 assembly language program. Assume initial value of PSW is 00H.

ORG 0000H MOV A, #26H ADD A, #0FFH SUBB A, #16H END

[6 marks]

(c) An MCS-51 assembly language subroutine is shown as following:

SUBROUTINE:

MOV R6, #200

AGAIN:

NOP

NOP

DJNZ R6, AGAIN

RET

(i) Assume that a 12 MHz crystal frequency is used, calculate the total execution time of the subroutine.

[3 marks]

(ii) Using the MCS-51 Opcode Map, convert the instruction

#### "DJNZ R6, AGAIN"

into the corresponding machine code. Assume the first instruction of the subroutine is addressed at **0000H**.

[5 marks]

(iii) Modify the subroutine to increase the total execution time to 0.8 seconds.

[3 marks]

(a) State ALL available interrupt sources in an 8051 microcontroller and arrange them in the order corresponding to their default priority.

[5 marks]

(b) Assume 11.0592MHz crystal frequency, 8-bit data, 1 stop bit, no parity and operation at 9600 baud rate generated by Timer 1. Write a MCS-51 assembly language subroutine to receive a character from serial port and store the character in R4. (Show the initialization of SCON, TMOD and TH1 registers.)

[5 marks]

(c) An 8051 microcontroller system with INT1 pin and INT0 pin connected to a switch that is normally high. Write a MCS-51 assembly language program to perform the following tasks.

INTO pin goes low:

Use timer 0 interrupt to generate a pulse

width of Ims from P1.0.

INT1 pin goes low:

Use timer 1 interrupt to generate a pulse

width of 0.5ms from P1.1.

[10 marks]

(a) Figure 5(a) depicts an 8051 microcontroller interfaces to a common anode-type seven-segment LED display device on Port 3 and two press buttons on P0.0 and P0.1.




Figure 5(a)

(i) Fill in Table 5(a) to define the bit patterns for each character to decode the seven-segment LED display.

	Table 5(a)									
	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0		
Character	h	g	f	е	d	С	b	a		
Е										
С										
Р				† ·				<u> </u>		
Α										

[2 marks]

(ii) Assume I second delay subroutine DELAY is available. Write a MCS-51 assembly language program that will wait for the button press on P0.0. Once the button is pressed, seven-segment LED display will repeatedly display the characters in sequence starting from E, C, P and A. Time duration for each character to be displayed is 1 second. The display will be stopped only if the button press on P0.1 occurs.

[8 marks]

(b) An 8051 microcontroller based automated coffee maker machine is shown in Figure 5(b) which performs the following process:




Figure 5(b)

- 1. The chamber is first filled with hot drinking water through a solenoid Valve W.
- 2. When the hot drinking water reaches Level W, Valve W is closed and the chamber is now filled with coffee powder through Valve C.
- 3. When the mixture in the chamber reaches Level C, Valve C is closed.
- 4. The mixer motor starts the stirring process that last for approximately 2 minutes.
- 5. After that, the drainage Valve E opens to dispense the mixture.
- 6. When the mixture reaches Level E, Valve E is closed and the buzzer will sound for approximately 1 minute to indicate the completion.
- 7. The whole process is repeated from Step 1 again.

The chamber has three level sensors that send signals to input lines P1.0 to P1.2. A logical HIGH from the sensor indicates that the level has been reached. The output lines P0.0, P0.2, and P0.3 provide signals to the solenoid valves. A logical HIGH from the lines will open the corresponding valve. The output lines P0.1 and P0.4 provide signals to the mixer motor and buzzer respectively which are both activated by a logical HIGH. Write a MCS-51 assembly language program to carry out the process. Assume 12MHz crystal frequency is used

[10 marks]

**End of Page** 

#### **APPENDIX**

## Special Function Register Formats

Interrupt Enable (IE)

Bit Addr.	AFH	-	-	ACH	ABH	AAH	A9H	A8H	]
Name	EA	-		ES	ET1	EX1	ET0	EX0	

BIT IE.7	SYMBOL EA	FUNCTION (Enable=1, Disable=0) Global enable/disable. EA = 1, each individual source is enabled/disabled by setting/clearing its enable bit.
IE.6 IE.5 IE.4 IE.3 IE.2 IE.1 IE.0	ES ET1 EX1 ET0 EX0	EA = 0, disable all interrupts. Undefined Not implemented in 8051. ET2 for 8052. Serial port interrupt enable bit. Timer 1 interrupt enable bit. External interrupt enable bit. Timer 0 interrupt enable bit. External interrupt enable bit.

Interrupt Priority (IP)

Bit Addr.	_	-	_	BCH	BBH	BAH	В9Н	<b>₿</b> 8H
Name	· •			PS	PT1	PX1	PT0	PX0

BIT	SYMBOL	FUNCTION (Enable=1, Disable=0)	
P.7	•	Undefined	
P.6	-	Undefined	
P.5	•	Not implemented in 8051, PT2 for 8052,	
P.4	PS	Serial port interrupt priority bit.	
P.3	PT1	Timer 1 interrupt priority bit.	
P.2	PX1	External interrupt priority bit.	
P.1	PT0	Timer 0 interrupt priority bit.	
P.0	PX0	External interrupt priority bit.	

Interrupt Vectors

Interrupt Source	Flag	Vector Address
System Reset	RST	0000H
External 0	IE0	0003H
Timer 0	TF0	000BH
External 1	IE1	0013H
Timer 1	TF1	001BH
Serial Port	RI&TI	0023H
Timer 2 (8052)	TF2 or EXF2	002BH

Program Status Word (PSW)

Bit Addr.	D7H	D6H	D5H	D4H	D3H	D2H		DOH
Name	CY	AC	F0	RS1	RS0	OV	-	P

Serial Control (SCON)

Bit Addr.	9FH	9EH	9DH	9CH	9BH	9AH	99H	98H
Name	SMO	SM1	SM2	REN	TB8	RB8	TI	RI

BIT	SYMBOL	FUNCTION
SCON.7	SM0	Serial port mode bit 0 (see Table A.1).
SCON.6	SM1	Serial port mode bit 1 (see Table A.1)
SCON.5	SM2	Serial port mode bit 2; enables multiprocessor communications in modes 2 and 3; RI will not be activated if received 9 <sup>th</sup> bit is 0. In mode 1, if SM2 = 1, then RI will be activated only if a valid stop bit was received. In mode 0, SM2 should be 0.
SCON.4	REN	Receiver enable: must be set to receive characters
SCON.3	TB8	Transmit bit 8; 9 <sup>th</sup> bit transmitted in modes 2 and 3; set/cleared by software.
SCON.2	RB8	Receive bit 8; 9th bit received.
SCON.1	TI	Transmit interrupt flag; set at end of character transmission; cleared by software.
SCON,0	RI	Receive interrupt flag; set at end of character reception; cleared by software.

Table A.1 The 8051 Serial Port Mode Selection

	1			
SMO	SM1	Mode	Description	Baud Rate
0	0	0	Shift register	Fixed
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	Fixed
1	1	3	9-bit UART	Variable

Timer Control (TCON)

Bit Addr.	8FH	8EH		8DH	8CH	8BH	8AH	89H	88H
Name	TF1	TR1	į	TF0	TRO	IE1	IT1	IE0	ITO

BIT	SYMBOL	FUNCTION
TCON.7	TF1	Timer-1 overflow flag. Set by hardware on overflow.
		Cleared by hardware when processor vectors to interrupt routine. Must be cleared by software when not involve interrupt
TCON.6	TR1	Timer-1 run control bit. Set/cleared by software to turn timer/counte on/off.
TCON.5	TF0	Timer-0 overflow flag. Do the same function as TF1 but for Timer-0
TCON.4	TR0	Timer-0 run control bit. Do the same function as TR1 but for Timer-
TCON,3	IE1	External interrupt-1 edge flag. Set by hardware when interrupt-1 falling edge is detected. Cleared by hardware when interrupt is
•		processed.
TCON.2	IT1	Interrupt-1 Type control bit. Set/cleared by software to specify fallin edge/low level triggered external interrupts.
TCON.1	IE0	External interrupt-1 edge flag. Do the same function as IE1 but for external interrupt-0.
TCON.0	ITO	Interrupt-0 Type control bit. Do the same function as IT1 but for external interrupt-0.

Timer Mode (TMOD)

Bit	7 6		5	4	3	1	0	
Name	GATE	C/T	M1	Mo	GATE	C/T	M1	MO

	BIT TMOD.7	SYMBOL GATE1	FUNCTION When this bit is set the timer will only run when INT1 (P3.3) is high (hardware control).
	TMOD,6	C/T1	When this bit is cleared the timer will run regardless of the state of INT1 (software control). Timer / Counter select bit.
	TMOD.5	B 4 4	C / $\overline{T} = 0 \rightarrow Timer operation.$ C / $\overline{T} = 1 \rightarrow Counter operation.$
	TMOD.5	M1 M0	Mode selection bits (see Table A.2), [for timer 1]
ĺ	TMOD.3	GATE0	Mode selection bits (see Table A.2). [for timer 1]
	TMOD.3	C/T0	Exactly the same function as GATE1 but for Timer0 Exactly the same function as C/T1 but for Timer0
	TMOD.1	M1	Mode selection bits (see Table A.2). [for timer 0]
-	TMOD 0	Mo	Mode selection bits (see Table A.2), [for timer 0]  Mode selection bits (see Table A.2), [for timer 0]
	į .		

Table A.2 Timer Mode Selection

	1 6	1016 /1.2 FIFTE	A MORG DESCROIL
M1	MO	Timer Mode	Description of Mode
0	0	0	13-bit Timer
0	1	1	16-bit Timer
1	0	2	8-bit auto-reload
1	1	3	Split timer mode

### MCS-51 Opcode Map

-	¥ 4 K	Z	۷	ا کے ک	Ď	5	ō	2	2	ō		<u> </u>	U	<u> </u>	-	Ü
<u>L</u>	MOVX @DPTR, A	IN .	MOVX @R0, A	122	TB CPL	28 MOV dir, A	MOV @R0, A	MOV @RI, A	18 <b>MOV</b> R0, A	MOV R1, A	18 MOV R2, A	MOV R3, A	MOV R4, A	18 MOV R5, A	H MOV	18 MOV R7, A
ш	MOVX A, @DPTR	28 AJMP (P7) 20	'B MOVX A @R0 2C	MOVX A, @R1	TE CLR	2B MOV A, dir	B MOV A @R0 of	1B MOV A, @R1	MOV A, R0	18 MOV A, R1 10	MOV A, R2	18 MOV A, R3 IS	MOV A, R4	MOV A. R5	MOV A, R6	8 MOV A, R7
Ω	28 POP	ACALL (P6) 2C	SETB bit 1C	SETB C 1C	18 DA A 10	DJNZ dir, rel	XCHD A @RC	XCHD A, @R1	DJNZ R0, rel	DJNZ R1, rel	DJNZ R2, rel	DJNZ R3, rel	DJNZ R4, rej	DJNZ R5, rel	BJNZ 1	DJNZ RZ, rei
ပ	PUSH oir	AJMP (P6)	CLR bit	C CLR	SWAP A 1C,	XCH A dir	XCH A @R0	XCH A. @RI	A. RG	XCH A, R1	XCH A, R2	XCH A	XCH A, R4	XCH Z	8 XCH 2 A, R6	XCH 2
<u>m</u>	28 ANL C, /bit	ACALI (PS)	28 CPL bit	ا <b>ا</b> 0 م	3B CJNE A, #data, rel	3B CJNE A, dir, rel 2C	38 CJNE @R0, ≑data,rel 2C	3B CJNE @R1, ≠data,rel 2C	38 CJNE R0, ±data, rel	36 CJNE R1, ±data, rel	39 CJNE R2, #data, rel	CINE 13. = cdeta, rel	3B CJNE R4, =date, rel	CJNE RS, addite, red	38 CJNE R6, ≠0ata, rel	CONE R7, =data, rel
<b>✓</b>	28 ORL C, /bit	AJMP	28 <b>MOV</b> C, bit	B INC DPTR	MUL AB		MOV (MRO, dir.	MOV MR1, dir	MOV R0, dir		MOV RZ, dir	MOV 32 dir	MOV R4, dir	MOV 3 RS, dir	MOV R6, dir	8 MOV 31 87, dir 20, R
တ	38 MOV DPTR, ≠cata16	ACALL (P4)	ZB MOV Bit, C	MOVC A, @A+DPTR		SUBB A, dir	SUBB A, @R0	SUBB A, @R1	SUBB A, R0	SUSB A. R.1	SUBB A, R2	SUBB A RB IC	SUBB 2	SUBB A	SUBB 2	SUBB 2 A, R7 1C
œ	SJMP	28 AJMP (P4) 2C	28 ANE C, bit	MOVC A, @A+PC	DIV AB 4C	MOV dir, dir	MOV dr, @R0	MOV dir, @R1	MOV dir, R0	MOV	MOV dir, R2	MOV dir, R3	MOV dir, R4	MOV dir, R5	MOV dir, R6	MOV dir, R7
_	28 JNZ Incl	ZB ACALL (P3) 2C	ZB ORL C, bit	JMP @A+DPT	2B MOV A, #data	MOV dir, #data	28 MOV @R0, #data	29 MOV (@R1, #data	MOV R0, #data	MOV 2 MOV R1, #data	MOV RZ, #data	MOV R3, #data	MOV R4, #data	MOV 75, #data	MOV R6, #data	MOV R7, #data
ဟ	28 12 19 19	AJMP (P3)	ZB XRL dir, A	XRL dir, #dat	XRL A, #dela	XRL A, dir	A, @RO	A, @R1	XRL A, RG	XRL A, R1	XRL A	A, R3	XRL 2	8 XRL 2	8 XRL 2 A, R6	KRL Z
ιΩ	38 JNC	ACALL (P2) 2C	ZB ANL dir, A	ANL dir, #data	A, #data	ANL A, dir	ANL A, @RD	ANL A, @R1	A RU	A.R.1	ANL A, R2	ANL A.R.3	A R4	ANL A, R5	ANL A	ANL AR7
4	35 Je	28 <b>AJMP</b> (P2) 2C	2B ORL dir, A	ORL dlr, #data	28 <b>OR!</b> A.#data	ORL A, dir	18 ORL A, @R0	ORL A, @R1	B ORL A, 90 10	ORL A. R1	B ORL A, R2	ORL A, R3	ORL A, 84	9 ORL A, R5	ORL A, R6	9 ORL 4. R7
<sub>ي</sub> د	3B JNB bit, ref	ACALL (P1) 2C	RETI	RLC A 1C	ADDC A, #data	ADDC A, dir	ADDC A, @R0	ADDC A, @R1	ADDC A, R0	ADDC A, R1	ADDC A, R2	ADDC A. R.	ADDC A, R4	ADDC A, R5	ADDC A R6	ADDC A. R7
7	38 <b>1B</b> bit, rel	28 <b>AJMP</b> (P1) 2C	18 RET 1	18 RL A TC	ADD 2 A, #dala	28 <b>ADD</b> A, dir	ADD A, @R0	A, @R1	ADD A, R0	ADD A, Ri	ADD A, R2	ADD A, R3	ADD A, R4	ADD A.RS	ADD A, R6	ADD A, R7
<del>-</del>	38 <b>1BC</b> bit, ref	ACALL (P0) 2C	3B LCALL addr16 2c	RRC A 1C	18 DEC A 10		DEC PRO	DEC @R1	DEC RD 10	DEC RI 1C	<sup>18</sup> DEC	B BEC	DEC R4	DEC 3	DEC 1	B DEC 1
0	a NOP	AJMP (P0)	3B LIMP addr16	81 RR A 51	INC A IC	28 INC dir	IB INC	IB INC (@R1 1C	INC RG CT	INC R1	18 INC R2 10	INC R3	18 INC R4 10	INC RS 1C	INC R6	IB INC R7
byte Instruction operands cycle	0	-	2	۳ ا	4	2 ⊿	<b>9</b>	<b>~</b>		60	< _	m	ن		ш	L.